FAQ
- M051 Base Series(95)
- M0518 Series(97)
- M0519 Series(43)
- M0564 Series(1)
- Mini51 Base Series(90)
- Nano100/102 Base Series(101)
- Nano103 Base Series(10)
- Nano110/112 LCD Series(100)
- Nano120 USB Series(111)
- Nano130 Advanced Series(110)
- NUC029 Series(94)
- NUC100/200 Advanced Series(102)
- NUC120/122/123/220 USB Series(116)
- NUC121/125 Series(1)
- NUC126 USB Series(2)
- NUC130/230 CAN Series(103)
- NUC131/NUC1311 CAN Series(98)
- NUC140/240 Connectivity Series(114)
Products
Applications
Function
+
FAQ
Why can’t some BSP samples be executed in Free run mode (boot from SPI) in the IAR environment? Issue Date：2018-11-27
Since the NUC505 is internally SPI Flash, the execution speed is slow. To increase the execution speed in the Debug mode, use the sram.icf file in the Linker to set the RAM at 0x10000-0x1FFFF, and put the code into the SRAM as shown in Figure 1. However, this setting can only be executed in Debug mode. When switching to Free run mode (boot from SPI), user must modify the icf file in Linker and place the RAM at the correct address. Users can set RAM address by directly using the spirom.icf in the BSP, as shown in Figure 2. The path is NUC505BSPV3.02.000\SampleCode\BootTemplate\CriticalOnSRAM\IAR.
Figure 1. sram.icf Setting for RAM Address
Figure 2. spirom.icf Setting for RAM Address
| Products: | Microcontrollers ,Arm Cortex-M4 MCUs ,NUC505 Series |
|---|---|
| Applications: | |
| Function: | Software and Tools,Development-Environment,IAR |